Processeur CPU INTEL PENTIUM 4 515 2,93Ghz SL7YV Socket 775

4 €


Report this ad


Processeur CPU INTEL PENTIUM 4 515 2,93Ghz SL7YV Socket 775

General informationTypeCPU / MicroprocessorFamilyIntel Pentium 4Processor number  ? 515Part numberJM80547PE0771MFrequency (GHz)  ? 2.933Bus speed (MHz)  ? 533Clock multiplier  ? 22Package type775-land FC-LGA4Socket typeSocket 775 (LGA775)Architecture / Microarchitecture / OtherCPUID0F34hCore steppingD0Processor corePrescottManufacturing technology (micron)0.09L2 cache size (MB)  ? 1Core voltage (V)  ? 1.25 - 1.388Case temperature (°C)  ? 67.7Notes on sSpec SL7YV
- Microprocessors with this S-Spec have multiple VIDs.
- This S-spec supports the 775_VR_CONFIG_04A (mainstream) guidelines for processors with Iccmax up to 78A, and VID up to 1.4V.

Related S-Spec numbers

In addition to the SL7YV S-Spec, this processor was also manufactured with a few production and pre-production S-Spec numbers:


NOTE: Engineering and qualifications samples are marked with this color

SL7YV CPUID information

View / search public CPUID submissions
Intel Pentium 4 515 SL7YVPart number:JM80547PE0771MMeasured Frequency:2930 MHzComment:Submitted by:CPU-World 

General information

Vendor:GenuineIntelProcessor name (BIOS):Intel(R) Pentium(R) 4 CPU 2.93GHzCores:1Logical processors:1Processor type:Original OEM ProcessorCPUID signature:F34Family:15 (0Fh)Model:3 (03h)Stepping:4 (04h)TLB/Cache details:Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries
Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries
No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache

Cache details

Cache:L1 dataL1 instructionL2Size:16 KB12K uops1 MBAssociativity:8-way set
associative8-way set
associative8-way set
associativeLine size:64 bytes 64 bytesComments:sectored cache sectored cache

Supported instructions


Integrated features and technologies

Major featuresOther featuresOn-chip Floating Point Unit36-bit page-size extensions 64-bit debug store Advanced programmable interrupt controller CPL qualified debug store Debug store Debugging extensions L1 context ID Machine check architecture Machine check exception Memory-type range registers Model-specific registers Page attribute table Page global extension Page-size extensions (4MB pages) Pending break enable Physical address extensions Self-snoop Thermal monitor Thermal monitor and software controlled clock facilities Time stamp counter Virtual 8086-mode enhancements xTPR Update Control

For more information, click [view offer] to the right side.